

## General Description

The MY34N20F is silicon N-channel Enhanced VDMOSFETs, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency.





## Features

$V_{DSS}$	200	V
$I_D$	34	A
$P_D(T_C=25^\circ\text{C})$	158	W
$R_{DS(ON)}(atV_{GS}=10V)$	60	$m\Omega$

## Application

- Uninterruptible Power Supply(UPS)
- Power Factor Correction (PFC)



## Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
MY34N20F	TO-220F	MY34N20F	1000

## Absolute Maximum Ratings ( $T_C=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Value	Unit
VDSS	Drain-Source Voltage	200	V
ID	Drain Current -continuous	40	A
IDM	Drain Current -pulse	112	A
VGSS	Gate-Source Voltage	$\pm 30$	V
EAS	Single Pulsed Avalanche Energy	588	mJ
IAR	Avalanche Current	28	A
EAR	Repetitive Avalanche Current	15.8	mJ
dv/dt	Peak Diode Recovery dv/dt	5.5	V/ns
PD $T_C=25^\circ\text{C}$	Power Dissipation	158	W
TJ, TSTG	Operating and Storage Temperature Range	$-55\sim+150$	$^\circ\text{C}$
TL	Maximum Lead Temperature for Soldering Purposes	300	$^\circ\text{C}$
Rth(j-c)	Thermal Resistance, Junction to Case	0.79	$^\circ\text{C/W}$
Rth(j-A)	Thermal Resistance, Junction to Ambient	62.5	$^\circ\text{C/W}$


**Electrical Characteristics (T<sub>c</sub>=25 °C, unless otherwise noted)**

Symbol	Parameter	Tests conditions	Min	Typ	Max	Units
BV <sub>DSS</sub>	Drain-Source Voltage	I <sub>D</sub> =250μA, V <sub>GS</sub> =0V	200	-	-	V
IDSS	Zero Gate Voltage Drain Current	V <sub>DS</sub> =200V, V <sub>GS</sub> =0V, T <sub>C</sub> =25°C	-	-	1	μA
IGSSF	Gate-body leakage current, forward	V <sub>DS</sub> =0V, V <sub>GS</sub> =30V	-	-	100	nA
IGSSR	Gate-body leakage current, reverse	V <sub>DS</sub> =0V, V <sub>GS</sub> =-30V	-	-	-100	nA
VGS(th)	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> =250μA	2.0	3.0	4.0	V
RDS(ON)	Static Drain-Source On-Resistance	V <sub>GS</sub> =10V , I <sub>D</sub> =14.0A	-	60	75	mΩ
g <sub>fs</sub>	Forward Transconductance	V <sub>DS</sub> = 40V , I <sub>D</sub> =14.0A	-	25	-	S
C <sub>iss</sub>	Input capacitance	V <sub>DS</sub> =25V, V <sub>GS</sub> =0V, f=1.0MHz	-	2400	-	pF
C <sub>oss</sub>	Output capacitance		-	430	-	pF
C <sub>rss</sub>	Reverse transfer capacitance		-	55	-	pF
t <sub>d(on)</sub>	Turn-On delay time	V <sub>DD</sub> =100V, I <sub>D</sub> =34A, R <sub>G</sub> =25Ω V <sub>GS</sub> =10V	-	40	-	ns
t <sub>r</sub>	Turn-On rise time		-	280	-	ns
t <sub>d(off)</sub>	Turn-Off delay time		-	125	-	ns
t <sub>f</sub>	Turn-Off Fall time		-	115	-	ns
Q <sub>g</sub>	Total Gate Charge		V <sub>DS</sub> =160V , I <sub>D</sub> =34A V <sub>GS</sub> =10V	-	60	-
Q <sub>gs</sub>	Gate-Source charge	-		17	-	nC
Q <sub>gd</sub>	Gate-Drain charge	-		27	-	nC
I <sub>S</sub>	Continuous Body Diode Current	T <sub>C</sub> = 25 °C	-	-	31	A
I <sub>SM</sub>	Pulsed Diode Forward Current		-	-	124	A
VSD	Body Diode Voltage	V <sub>GS</sub> =0V, I <sub>S</sub> =34A	-		1.4	V
t <sub>rr</sub>	Reverse recovery time	V <sub>GS</sub> =0V, I <sub>S</sub> =34A diF/dt=100A/μs		150		ns
Q <sub>rr</sub>	Reverse recovery charge			0.95		μC


**Note :**

- 1、 The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
- 2、 The EAS data shows Max. rating . L=0.1mH, I<sub>AS</sub>=34A, V<sub>DD</sub>=50V, R<sub>G</sub>=25 Ω, Starting T<sub>J</sub>=25°C
- 3、 The test condition is Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 1%
- 4、 The power dissipation is limited by 150°C junction temperature
- 5、 The data is theoretically the same as ID and IDM , in real applications , should be limited by total power dissipation.


**Electrical Characteristics**




**Figure 1. On-Region Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage**




**Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature**




**Figure 5. Capacitance Characteristics**




**Figure 6. Gate Charge Characteristics**




**Figure 7. Breakdown Voltage Variation vs. Temperature**




**Figure 8. On-Resistance Variation vs. Temperature**



**Figure 9. Maximum Safe Operating Area**




**Figure 10. Maximum Drain Current vs. Case Temperature**



**Figure 11. Transient Thermal Response Curve**

**Package Mechanical Data-TO-220F Single**



Items	Values(mm)	
	MIN	MAX
A	9.60	10.4
B	15.4	16.2
B1	8.90	9.50
C	4.30	4.90
C1	2.10	3.00
D	2.40	3.00
E	0.60	1.00
F	0.30	0.60
G	1.12	1.42
H	3.40	3.80
	2.40	2.90
L*	12.0	14.0
N	2.34	2.74
Q	3.15	3.55
ϕ P	2.90	3.30