

General Description

The MY7401 is the high cell density trench P-ch MOSFETs, which provide excellent $R_{DS(on)}$ and gate charge for most of the synchronous buck converter applications. The MY7401 meet the RoHS and Green Product requirement, 100% EAS guaranteed with full function reliability approved.




Features

V_{DSS}	-30	V
I_D	-40	A
$R_{DS(on)}$ (at $V_{GS} = -10V$)	11	m Ω
$R_{DS(on)}$ (at $V_{GS} = -4.5V$)	14	m Ω

Application

- Green Device Available
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- Advanced high cell density Trench technology



Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
MY7401	PDFN3*3-8	MY7401	5000

Absolute Maximum Ratings ($T_c = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	-30	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D @ T_A = 25^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10V^1$	-40	A
$I_D @ T_A = 70^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10V^1$	-25	A
I_{DM}	Pulsed Drain Current ²	-120	A
EAS	Single Pulse Avalanche Energy ³	105	mJ
I_{AS}	Avalanche Current	-50	A
$P_D @ T_A = 25^\circ\text{C}$	Total Power Dissipation ⁴	15	W
T_{STG}	Storage Temperature Range	-55 to 150	$^\circ\text{C}$
T_J	Operating Junction Temperature Range	-55 to 150	$^\circ\text{C}$

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-ambient ¹	---	66	$^\circ\text{C/W}$

Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Units
Off Characteristic						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D = -250μA	-30	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = -30V, V _{GS} =0V,	-	-	-1	μA
I _{GSS}	Gate to Body Leakage Current	V _{DS} =0V, V _{GS} = ±20V	-	-	±100	nA
On Characteristics						
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D = -250μA	-1.0	-1.6	-2.5	V
R _{DS(on)}	Static Drain-Source on-Resistance Note3	V _{GS} = -10V, I _D = -10A	-	11	15	mΩ
		V _{GS} = -4.5V, I _D = -5A	-	14	18	
Dynamic Characteristics						
C _{iss}	Input Capacitance	V _{DS} = -15V, V _{GS} =0V, f=1.0MHz	-	1330	-	pF
C _{oss}	Output Capacitance		-	183	-	pF
C _{rss}	Reverse Transfer Capacitance		-	156	-	pF
Q _g	Total Gate Charge	V _{DS} = -15V, I _D = - 5A, V _{GS} = -10V	-	22	-	nC
Q _{gs}	Gate-Source Charge		-	1.0	-	nC
Q _{gd}	Gate-Drain(“Miller”) Charge		-	1.8	-	nC
Switching Characteristics						
t _{d(on)}	Turn-on Delay Time	V _{DD} = -15V, I _D = -10A, V _{GS} =-10V, R _{GEN} =2.5Ω	-	9	-	ns
t _r	Turn-on Rise Time		-	13	-	ns
t _{d(off)}	Turn-off Delay Time		-	48	-	ns
t _f	Turn-off Fall Time		-	20	-	ns
Drain-Source Diode Characteristics and Maximum Ratings						
I _S	Maximum Continuous Drain to Source Diode Forward Current		-	-	-40	A
I _{SM}	Maximum Pulsed Drain to Source Diode Forward Current		-	-	-90	A
V _{SD}	Drain to Source Diode Forward Voltage	V _{GS} =0V, I _S = -15A	-	-0.8	-1.2	V
t _{rr}	Reverse Recovery Time	T _J =25℃,	-	64	-	ns
Q _{rr}	Reverse Recovery Charge	V _{DD} = -24V,I _F =-2.8A, dI/dt=-100A/μs	-	25	-	nC

Notes: 1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature

2. EAS condition: $T_J=25^\circ\text{C}$, $V_{GS}=10V$, $R_G=25\Omega$, $L=0.5mH$, $I_{AS}=-12.7A$

3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 0.5\%$

Typical Characteristics

Figure1: Output Characteristics




Figure 2: Typical Transfer Characteristics




Figure 3: On-resistance vs. Drain Current




Figure 4: Body Diode Characteristics




Figure 5: Gate Charge Characteristics




Figure 6: Capacitance Characteristics




Figure 7: Normalized Breakdown Voltage vs. Junction Temperature




Figure 8: Normalized on Resistance vs. Junction Temperature




Figure 9: Maximum Safe Operating Area




Figure 10: Maximum Continuous Drain Current vs. Ambient Temperature






Figure.11: Maximum Effective Transient Thermal Impedance, Junction-to-Case




Test Circuit


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms




Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms



Package Mechanical Data-PDFN3.3X3.3-8L Singl



S Y M B O L	COMMON		
	MM		
	MIN	NOM	MAX
A	0.70	0.75	0.85
A1	/	/	0.05
b	0.20	0.30	0.40
c	0.10	0.152	0.25
D	3.15	3.30	3.45
D1	3.00	3.15	3.25
D2	2.29	2.45	2.65
E	3.15	3.30	3.45
E1	2.90	3.05	3.20
E2	1.54	1.74	1.94
E3	0.28	0.48	0.65
E4	0.37	0.57	0.77
E5	0.10	0.20	0.30
e	0.60	0.65	0.70
K	0.59	0.69	0.89
L	0.30	0.40	0.50
L1	0.06	0.125	0.20
t	0	0.075	0.13
theta	10°	12°	14°